Abstract-This paper describes a CMOS outphasing transmitter using two wideband phase modulators. The proposed architecture can simplify the overall outphasing transmitter architecture using two-point phase modulation in phase-locked loop, which eliminates the necessity digital-to-analog converters, filters, and mixers. This architecture is verified with a WCDMA signal at 1.65 GHz. The prototype is fabricated in standard 130 nm CMOS technology. The measurement results satisfied the spectrum mask and 4.9% EVM performance.
I. INTRODUCTION
Radio frequency (RF) power amplifier (PA) is one of the most critical blocks in an RF transmitter, since the power consumption in mobile terminal has been important with various wireless functions. Therefore, to increase overall power efficiency in RF transmitters, various approaches including pulse modulation, envelope tracking and outphasing technique in RF PA have been investigated in architecture level and circuit level [1] [2] [3] [4] .
Among them, outphasing technique has potential by relying on the fact that two constant-envelope signals are amplified and combined to make up the output, as shown in Fig. 1 . Since signals driving the amplifiers do not bear any information on their amplitudes, there is no demand on the linearity of the amplifiers, and they can be biased in their compression points for maximum power efficiency [4] [5] . Therefore, by adopting nonlinear and highly efficiency PA, such as Class-D, Class-F, highly efficiency transmitter can be achieved. However, phase up-conversion processing part contains burdens having complex configuration and the wide bandwidth with order of tens of MHz. Moreover, the signal separation is also required in the phase up-conversion block.
In this paper, we adopted two RF phase modulators which employ two-point modulation technique for direct modulation using phase locked loop (PLL). The twopoint modulation technique can circumvent the limited bandwidth issue using injecting signal with two paths. Also, direct modulation eliminates the necessity of digital-to-analog converters, filters, and mixers.
Section II reviews the conventional architectures and their performance limited issues. Section III shows the design of the proposed outphasing transmitter. Section IV, V and VI show the measurement results, discussion and conclusion, respectively.
II. CONVENTIONAL SCS TECHNIQUES
Until now, various outphasing signal generators have been developed. In the first group, the signal is decomposed into two out-phasing signals by a block, called a signal component separator (SCS), in baseband, as shown in Fig. 2(a) . Then, this I/Q pairs of signals are up-converted to RF by two mixers. The SCS can be realized with either analog circuits [6] [7] or a DSP [8] [9] [10] . In either case, a significant portion of the circuit is still analog, and any mismatch in phase or amplitude between two paths can potentially ruin the performance of the whole transmitter. Also, this I/Q signal path is used twice to generate two outphasing signals. Therefore, four digital-to-analog converters, four reconstruction filters, and two up-conversion mixer are required, which can lead to large area and high power consumption [11] . Moreover, each block can deteriorate signal linearity. The signal separation can be done in IF/RF domain. In this method, two outphasing signals are built directly in RF, provided that the variable envelope signal is already available. Fig. 2 (b) shows a block diagram of the transmitter in which, s(t) is fed to a 90-degree phase-shifting network followed by a variable gain amplifier (VGA) [12] [13] . With proper gain control, the output of the VGA will be an estimate of e(t). In the feedback path, the power of the generated outphasing signals 2s 1 (t) and 2s 2 (t) are detected and compared with a reference value (ref). The error signal passes through a loop filter and adjusts the gain of the VGA. With a closed loop form, two outphasing signals are generated without any digital processing. Thus, this structure can be applied at IF stage or RF stage. However, this structure also suffers from linearity and harmonic issues from mixers. In Fig. 2(c) , outphasing signals are created by passing the constant phase and constant variable output of an oscillator through two delay lines. Provided that θ 1 (t) and θ 2 (t) in Fig. 2 (c) and the carrier frequency are known, the amount of the delays are calculable. The delay line can be realized with an LC network [14] or active circuits [15] . The trouble is that an LC network consumes a large area, especially in the case of low-frequency carriers; also, it is extremely difficult to realize digitally. The poor noise performance of the active delay lines makes them too difficult to conform to stringent standards, such as Enhanced Data Rates for GSM Evolution (EDGE).
Finally, in the Fig. 2 (d), a Combined Analog LockedLoop Universal Modulator (CALLUM) transmitter incorporates the component separation and upconversion simultaneously by employing two VCOs [16] . With appropriate control signals, two VCOs can generate the desired phase-modulated components of a LINC system. These components are then amplified and combined to produce the output. To generate feedback signals for a closed loop, the output is down-converted signal and two resulting error signals feed the VCOs. All of the research in the field uses this main principle and adds peripheral circuits to reduce the error and mismatch and to improve the stability. The main disadvantages of CALLUM transmitter are instability and pulling problems. Two oscillators and two Pas are all operating in the same frequency and different phases. Oscillators can be pulled by each other and by PAs. The need for extra mixers and oscillators for down-conversion is another weak point.
III. PROPOSED OUTPHASING TECHNIQUES
The proposed architecture can simplifies the overall outphasing transmitter architecture using two-point phase modulation in phase-locked loop, which eliminates the necessity digital-to-analog converters, filters, and mixers. Fig. 3 shows the proposed architecture of the outphasing transmitter. It consists of two phase modulators and two power amplifiers, and a power combiner. The phase modulator has roles of RF up-conversion and phase modulator for outphasing signal. And the PA amplifies phase modulated RF signals. In this section, the two main parts will be described.
Phase Modulator
Phase modulator is formed by conventional phaselocked loop with delta-sigma modulation. LC VCO tunes center frequency at 1.65 GHz. Original signal is separated into two constant-envelope outphasing signals. The outphasing signals can be up-converted by PLL using phase modulation. In the PLL, PLL bandwidth must be widened to accommodate the modulated spectrum. However, the loop bandwidth trades-off phase noise. A narrow loop bandwidth low-pass filters the quantization noise with increasing lock-time.
Recently, two-point modulated technique is verified in GSM application which used only phase-modulated signals [17] . The results showed the wideband modulation can be applicable. Therefore, to expand the modulation bandwidth beyond the PLL loop bandwidth, as is necessary in wide-band modulations such as WCDMA, the two-point modulation is adopted in this work. Fig. 4 shows the block diagram of phase modulator using two-point modulation. The two-point modulation structure is the same as that used in [17] . Using two modulation points, the PLL bandwidth can be the noise floor is lower than -137 dBm/Hz. To satisfy the noise floor, the PLL bandwidth should be small to suppress the quantization noise from the delta-sigma modulator. However, too small bandwidth can the locking time make slow. Thus, considering this trade-offs, the PLL bandwidth was set to 250 KHz. When WCDMA signal is applied using the two-point modulation, the gain and timing mismatch specification is much tightened than narrow bandwidth signal (e.g. GSM signal). With a behavioral simulation, the gain and timing requirements are investigated, at least 10 ns timing mismatch and 1% gain mismatch should be guaranteed in the two-point modulation. Moreover, from WCDMA EVM specification of 17.5%, the phase error of the synthesizer should be smaller than half. As 17.5% of EVM is corresponding to the 10 degree phase error, the phase error of the phase modulator should be less than 5 degree. Thus, 2.5% phase error was set to design target for design margin. Fig. 5 shows the resultant simulation results for the phase modulator.
To achieve outphasing signals with two PLLs, two PLLs should be synchronized with RF signals. Thus, to synchronize two PLLs, timing-related blocks such as Primary/Secondary counter, Phase-frequency detector and delta-sigma modulator (DSM) should be operated with the same reset signal.
Class-D Power Amplifier
As quarter-wave transmission lines are used for power combiner, the PA should act as voltage source under phase change. In voltage-mode Class D amplifiers, two transistors are used in tandem with the result that their combination acts approximately like a voltage source at all times. The use of CMOS technology for Class D amplifier is especially attractive, because of the availability of complementary switching devices.
However realistic CMOS inverter-based RF switches have demerits of voltage breakdown and nonlinearity, which degraded overall efficiency. Fig. 7 shows the detailed designed structure of the proposed outphasing transmitter. DSMs, 10-bit digital-toanalog converters, and digital phase signal generators are located in external FPGA board and fed into the prototype. The transmitter chip was fabricated in standard 130 nm CMOS technology. A die photo of the transmitter is depicted in Fig. 8 . The total active area is 1.5 mm × 2.4 mm. In order to make the measurements possible, two Class-D PAs, two phase modulators, LPF and digital control logic including serial-to-parallel interface (SPI) were integrated on the chip.
IV. MEASUREMENT RESULTS
Two transmission lines on PCB were used for the power combiner to combine the two outphasing signals. Regarding measurement setup, a PC generates the baseband modulation data with channel information through 22-bit delta-sigma modulation, and loads it on the FPGA board. The integrated DACs on FPGA generate two analog phase signal for VCO path. Fig. 9 shows the measured phase error of one-side PLL. The measured rms phase error is 1.7 degree, which satisfies the designed target. Fig. 10 shows the final RF output spectrum. By combining outphasing signals, the spectrum mask conforms the WCDAM mask. The measured output signal power was 19 dBm. To analyze the RF signal's quality, EVM test was conducted. The best measured EVM performance was 4.9%, as shown in Fig. 11 . 
V. DISCUSSION
The EVM performance index is described as:
M is gain error between reference and measured signal
and  e is phase error, respectively. The main two factors of impairing EVM performance are phase error and gain error. However, in the MSK modulation, constant enveloped signal is used, which means that gain error does not affect EVM performance. In the phase modulator using two-point modulation, main performance limitation is gain mismatch between two paths. And, the varactor's gain mismatch in the path of two-point modulation affects the phase mismatch in the RF up-converted signal Therefore, in the outphasing architecture using two-point modulation, the phase error caused by gain mismatch of two-point modulation affects the combined signal's EVM performance. The outphasing amplifier output in the presence of phase errors Δ can be described by (2) , where ω c is the carrier frequency and ψ(t) is outphasing angle. The last expression is obtained by first combining the phase distortion terms and then abstracting ψ(t) out of the phase angle. The spectrum regrowth stems from the phase distortion of the summed signal. The first term in Eq. (2) contributes to the desired signal, and the last term adds to the out-of-band spectrum, as a consequence of incomplete cancellation of the wideband quadrature signal e(t). The reason of effect to the out-of-band spectrum will be described in the following part. From Eq. (2), the phase error from the gain mismatch in the two-point modulation affects the gain error as well as phase error in EVM performance. Moreover, the phase error increases unwanted adjacent signal spectrum.
Combining Eq. Fig. 12 shows the simulated EVM performance due to the phase mismatch in the outphasing transmitter. Because the varactor's gain mismatch in the two-point modulation affects directly phase mismatch in the outphasing structure, maximum acceptable gain mismatch can be decided regarding EVM performance as shown in Fig. 12 .
VI. CONCLUSIONS
This paper describes a CMOS outphasing transmitter using two wideband phase modulator. The proposed architecture can simplify the overall outphasing transmitter architecture using two-point phase modulation in phase-locked loop. This structure can be utilized in various RF applications.
